A novel logic design style for negative differential resistance (NDR) device based MOBILE circuits is introduced. Enjoying a reduced number of NDR devices, it eases circuit design, brings essential power savings, and should improve circuit manufacturability.
Introduction: Negative differential resistance (NDR) devices, mainly resonant tunnelling diodes (RTDs), are perhaps the most mature technology of quantum nanoelectronics [1] . Their non-monotonic IÀV characteristics make circuits inherently multistable, and therefore easy to exploit for digital operation. A common logic style is the monostable-bistable logic element (MOBILE) [2] built from the series of RTDs paralleled by transistors [3] , or RTD=transistor pairs [4] . Algebraically, a MOBILE circuit first computes and then quantises the sum of its weighted binary inputs, where weights are derived from the physical parameters of the devices. Physically, the circuit operates in a dynamic fashion governed by the oscillating supply voltage V bias , the rising slope of which controls the consecutive switching (quenching) of series-connected NDR subcircuits, hereby quantising (thresholding) the output node voltage [4] . In addition, a MOBILE circuit acts as a latch; when quenching ends, the output gets decoupled from the inputs. This not only makes pipelining practically inherent but also improves circuit immunity to noise and hazards.
A common misbelief is that the MOBILE configuration provides yet another implementation of threshold logic. While this is indeed true for basic configurations, approaches such as generalised threshold gates (GTGs) or multi-threshold threshold gates (MTTGs) (Fig. 1 ) [2] [3] [4] prove that an atomic MOBILE circuit can implement any Boolean function, thus reducing the need of technology mapping. Hence, if the nanometre size, high-speed switching and maturing manufacturing lead to RTDs becoming a successful digital technology, then the MOBILE configuration, with its inherent latching, improved noise and hazard immunity and reasonable power figures will become the predominant logic style.
2A 2A Motivation: The success of CMOS logic originates primarily from: (i) the functionality being derived solely from the topology, and (ii) the low power operation. Unlike CMOS, a k-input MOBILE circuit capitalises primarily on the ability of series-connected NDR subcircuits, each composed from up to k þ 1 parallel branches, to compute the weighted sum of k binary input variables and quantise its result. This principle features two major concerns: (i) adding weights accumulates their physical inaccuracies and may result in erroneous quantisation, and (ii) the current flow (i.e. power consumption) tends to increase with growing number of parallel input branches. In this Letter we explore network properties of MOBILEs and propose a novel design style aimed at reducing the disadvantageous impact of the weighted sum by reducing the number of parallel branches. A resulting logic family decouples the number of branches from the number of inputs and connects it to the actual complexity of the function. The trade-off is clear: the more complicated (in terms of circuit model) the function is, the more branches the circuit uses, the more power it is likely to dissipate. As would be expected, a large subset of Boolean functions requires no more than two input branches, regardless of the number of inputs variables. As this subset includes non-monotonic XOR=XNOR based functions, our design style should easily find its way into ultrafast low power arithmetic applications.
New design: A (multi-)threshold MOBILE gate often computes more than it actually needs. Consider a simple, k-input, symmetric threshold function. From the generic diagram of Fig. 1a , we use NDR 1 with k þ 1 top branches (with weights A 1,0 , . . . , A 1,k ) and NDR 2 with a bottom branch A 2,0 . The circuit's function is then y(x 1 , . . . , x k 
In that case, the logic function of the circuit is maintained even if the sum is reduced to simply two terms; once the threshold A 2,0 is exceeded, further accumulation is pointless. Thus, the circuit using one RTD with weight A 1,1 > A 2,0 À A 1,0 connected to a network of parallel-connected transistors implements OR function as well. Now, if we replace this network with an arbitrary series-parallel (SP) transistor network, we obtain an arbitrary AND=OR (AO) gate. With top and bottom subcircuits exchanged, the circuit's function becomes complemented and a network becomes an AND=OR=INVERT (AOI) gate; a functional equivalent of a static CMOS logic circuit.
Our target circuit was built by repeatedly adding such generalised branches in somewhat greedy fashion, i.e. (i) alternately in subsequent top and bottom locations, (ii) starting from the top location if A 1,0 < A 2,0 and from the bottom one if A 1,0 < A 2,0 , and (iii) with weight that is able to affect the circuit's effective quenching sequence; i.e. if A 1,0 < A 2,0 the weight A 1,dl=2e at the lth top or A 2,dl=2e at the lth bottom location should hold:
respectively. A standardised layout, A, 2A, . . . , 2A (Fig. 1b) , holds while allowing easy trade-off of manufacturability for power dissipation. Such a circuit's logic operation renders in a simple recursive fashion: weights A 1,0 and A 2,0 seed its logic function ('0' for A 1,0 < A 2,0 or '1' for A 1,0 > A 2,0 ) and each top branch adds N i (x 1 , . . . , x k ) term to the function while each bottom branch multiplies it by the term N j ðx 1 ; . . . ; x k Þ, where N(x 1 , . . . , x k ) denotes the logic function of the k-input SP transistor network, e.g. the function
describes the '0'-seeded circuit (to a '1'-seeded circuit we add branches starting from the bottom location so the odd=even terms of (2) exchange). For example, consider an instance of the 4-input AND=XOR logic function:
Equation (3) is an instance of y 2 (x 1 , . . . , x 4 ) with N 1 (x 1 , . . . , Fig. 2 depicts the circuit (Fig. 2a) and visualises the recursive description (Fig. 2c ) of its function (Fig.  2b) , whereas Fig. 3 includes its simulation.
Experiments: To advocate our design style, we have explored the design space and verified our power consumption predictions. By enumerating all circuits with l 4 input branches and k 4 inputs, we have counted all the Boolean functions they provide (Table 1) . Predictably, all the k-variable functions appeared achievable within l k input branches. Compared to [k, . . . , 2k] input branches of previous designs, our circuits enjoy substantial power savings at the cost of additional transistors for l > 3. Notably, however, a large percentage of functions never require more than two branches; e.g. a number of AND=XOR terms which are particularly convenient in arithmetic design. Notably, moreover, additional input branches (i.e. transistors) introduce additional functionality, thus may still pay off with reduced logic depth as well as power dissipation. 
